

Description

This is CT50P03ZT uses advanced power trench technology that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.

Features



- VDS= -30V, ID = -50A
RDS(on) < 9mΩ @ VGS = - 10V
RDS(on) < 14mΩ @ VGS = -4.5V
- Green Device Available
- Low Gate Charge
- Advanced High Cell Density Trench Technology
- 100% EAS Guaranteed

Mechanical Characteristics

- Power Management Switches
- Battery Protection Application

V _{DSS}	R _{DS(on)} (typ)	I _D
-30 V	5.8mΩ	-50 A

Equivalent Circuit & Pinning



Absolute Maximum Ratings(Ta=25°C)

Parameter		Symbol	Value	Unit
Drain-Source Voltage		V_{DS}	-30	V
Gate-Source Voltage		V_{GS}	±20	V
Continuous Drain Current	T _C =25°C	I_D	-50	A
	T _C = 100°C		-32	
Pulsed Drain Current ¹		I_{DM}	-200	A
Single Pulse Avalanche Energy ²		EAS	80	mJ
Total Power Dissipation	T _C =25°C	P_D	69	W
Operating Junction and Storage Temperature Range		T_J, T_{STG}	-55 to 150	°C

Absolute Maximum Ratings(Ta=25°C)

Parameter	Symbol	Value	Unit
Thermal Resistance from Junction-to-Ambient ³	R_{θJA}	65	°C/W
Thermal Resistance from Junction-to-Case	R_{θJC}	1.8	°C/W

Electrical Characteristics(Ta=25°C)

Parameter		Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Static Characteristics							
Drain-Source Breakdown Voltage		V _{(BR)DSS}	V _{GS} = 0V, I _D = -250μA	-30	-	-	V
Gate-body Leakage current		I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V	-	-	±100	nA
Zero Gate Voltage Drain Current	T _J =25°C	I _{DSS}	V _{DS} = -30V, V _{GS} = 0V	-	-	-1	μA
	T _J = 100°C			-	-	-100	
Gate-Threshold Voltage		V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250μA	-1.0	-	-2.5	V
Drain-Source On-Resistance ⁴		R _{DS(on)}	V _{GS} = -10V, I _D = -20A	-	5.8	9	mΩ
			V _{GS} = -4.5V, I _D = -15A	-	8	14	
Forward Transconductance ⁴		g _{fs}	V _{DS} = -10V, I _D = -20A	-	50	-	S
Dynamic Characteristics ⁵							
Input Capacitance		C _{iss}	V _{DS} = -15V, V _{GS} =0V, f =1MHz	-	3520	-	pF
Output Capacitance		C _{oss}		-	465	-	
Reverse Transfer Capacitance		C _{rss}		-	370	-	
Gate Resistance		R _g	f=1MHz	-	9.5	-	Ω
Switching Characteristics ⁵							
Total Gate Charge		Q _g	V _{GS} = -10V,V _{DS} = -15V, I _D = -20A	-	35	-	nC
Gate-Source Charge		Q _{gs}		-	9.9	-	
Gate-Drain Charge		Q _{gd}		-	10.5	-	
Turn-On Delay Time		t _{d(on)}	V _{GS} = -10V, V _{DD} = -15V, R _G = 3Ω, I _D = -20A	-	10.8	-	ns
Rise Time		t _r		-	13.2	-	
Turn-Off Delay Time		t _{d(off)}		-	73	-	
Fall Time		t _f		-	35	-	
Body Diode Reverse Recovery Time		t _{rr}	I _F = -20A, dI/dt = 100A/μs	-	25	-	ns
Body Diode Reverse Recovery Charge		Q _{rr}		-	10	-	nC
Drain-Source Body Diode Characteristics							
Diode Forward Voltage ⁴		V _{SD}	I _S = -1A, V _{GS} = 0V	-	-	-1.2	V
Continuous Source Current	T _C =25°C	I _S	-	-	-	-50	A

Note :

1. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)} = 150^\circ C$.
2. The EAS data shows Max. rating . The test condition is $V_{DD} = -25V, V_{GS} = -10V, L = 0.1mH, I_{AS} = -40A$.
3. The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper, The value in any given application depends on the user's specific board design.
4. The data tested by pulsed , pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$.
5. This value is guaranteed by design hence it is not included in the production test..

Typical Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Forward Characteristics of Reverse




Figure 4. $R_{DS(ON)}$ vs. V_{GS}




Figure 5. $R_{DS(ON)}$ vs. I_D




Figure 6. Normalized $R_{DS(ON)}$ vs. Temperature

Typical Characteristics




Figure 7. Capacitance Characteristics




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Safe Operating Area




Figure 11. Normalized Maximum Transient Thermal Impedance

Test Circuit




Figure A. Gate Charge Test Circuit & Waveforms




Figure B. Switching Test Circuit & Waveforms





Figure C. Unclamped Inductive Switching Circuit & Waveforms

Marking Codes

Part	Package	Marking	Packing method
CT50P03ZT	PDFN3030-8L	50P03	Tape and Reel

Marking Information




COT= Company Logo

50P03= Device code

XX XXXXX= Date code

Mechanical Dimensions for PDFN3030-8L

COMMON DIMENSIONS



SYMBOL	MM	
	MIN	MAX
A	0.65	0.90
A1	0.10	0.25
D	2.90	3.25
D1	2.25	2.69
E	2.90	3.20
E1	3.00	3.60
E2	1.35	2.20
b	0.20	0.40
e	0.65BSC	
L	0.15	0.50
L1	0.13BSC	
L2	0.00	0.20
H	0.15	0.65
θ	0°	14°