

Description

This is 80V 130A Enhancement Mode Power MOSFET in a PDFN5060-8L plastic package.

Uses advanced power trench MOSFET technology that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance. This device is well suited for high efficiency fast switching applications.

Features



- $V_{DS} = 80V$, $I_D = 130A$
 $R_{DS(on)} < 4m\Omega$ @ $V_{GS} = 10V$
- Green Device Available
- Low Gate Charge
- 100% EAS Guaranteed

Applications

- Power Management Switches
- DC/DC converter
- Battery Management System

V_{DS}	$R_{DS(on)}$	I_D
80 V	3.2 m Ω	130A

Equivalent Circuit & Pinning



Absolute Maximum Ratings(Ta=25°C)

Parameter		Symbol	Value	Unit
Drain-Source Voltage		V_{DS}	80	V
Gate-Source Voltage		V_{GS}	±20	V
Continuous Drain Current	T _C =25°C	I_D	130	A
	T _C =100°C		82.3	
Pulsed Drain Current ¹		I_{DM}	520	A
Single Pulse Avalanche Energy ²		EAS	320	mJ
Total Power Dissipation	T _C =25°C	P_D	122.5	W
Operating Junction and Storage Temperature Range		T_J, T_{STG}	-55 to 150	°C

Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal Resistance from Junction-to-Ambient ³	R_{θJA}	52	°C/W
Thermal Resistance from Junction-to-Case	R_{θJC}	1.02	°C/W

Electrical Characteristics (T_J = 25°C, unless otherwise noted)

Parameter		Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Static Characteristics							
Drain-Source Breakdown Voltage		V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	80	-	-	V
Gate-body Leakage current		I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V	-	-	±100	nA
Zero Gate Voltage Drain Current	T _J =25°C	I _{DSS}	V _{DS} =80V, V _{GS} = 0V	-	-	1	μA
	T _J =100°C			-	-	100	
Gate-Threshold Voltage		V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	2	3	4	V
Drain-Source on-Resistance ⁴		R _{DS(on)}	V _{GS} = 10V, I _D = 20A	-	3.2	4	mΩ
Forward Transconductance ⁴		g _{fs}	V _{DS} =10V, I _D =20A	-	75	-	S
Dynamic Characteristics ⁵							
Input Capacitance		C _{iss}	V _{DS} = 40V, V _{GS} =0V, f =1MHz	-	3495	-	pF
Output Capacitance		C _{oss}		-	1064	-	
Reverse Transfer Capacitance		C _{rss}		-	72	-	
Gate Resistance		R _g	f =1MHz	-	0.6	-	Ω
Switching Characteristics ⁵							
Total Gate Charge		Q _g	V _{GS} = 10V, V _{DS} = 40V, I _b =20A	-	78.5	-	nC
Gate-Source Charge		Q _{gs}		-	19.6	-	
Gate-Drain Charge		Q _{gd}		-	17	-	
Turn-on Delay Time		t _{d(on)}	V _{GS} =10V, V _{DD} =40V, R _G = 3Ω, I _D = 20A	-	15.4	-	ns
Rise Time		t _r		-	13	-	
Turn-off Delay Time		t _{d(off)}		-	34	-	
Fall Time		t _f		-	6.2	-	
Body Diode Reverse Recovery Time		t _{rr}	I _F = 20A, dI/dt=100A/μs	-	57	-	ns
Body Diode Reverse Recovery Charge		Q _{rr}		-	114	-	nC
Drain-Source Body Diode Characteristics							
Diode Forward Voltage ⁴		V _{SD}	I _S = 20A, V _{GS} = 0V	-	-	1.2	V
Continuous Source Current	T _C =25°C	I _S	-	-	-	130	A

Notes:

1. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=150°C.
2. The EAS data shows Max. rating . The test condition is V_{DD}=25V, V_{GS}=10V, L=0.4mH, I_{AS}=40A.
3. The data tested by surface mounted on a 1 inch² FR-4 board with 20Z copper, The value in any given application depends on the user's specific board design.
4. The data tested by pulsed , pulse width ≤ 300us , duty cycle ≤ 2%.
5. This value is guaranteed by design hence it is not included in the production test.

Electrical Characteristic Curve

Typical Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Forward Characteristics of Reverse




Figure 4. $R_{DS(on)}$ vs. V_{GS}




Figure 5. $R_{DS(on)}$ vs. I_D




Figure 6. Normalized $R_{DS(on)}$ vs. Temperature

Electrical Characteristic Curve




Figure 7. Capacitance Characteristics




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure10. Safe Operating Area




Figure 11. Normalized Maximum Transient Thermal Impedance

Test Circuit




Figure A. Gate Charge Test Circuit & Waveforms




Figure B. Switching Test Circuit & Waveforms





Figure C. Unclamped Inductive Switching Circuit & Waveforms

Marking Instructions




040N08 = Device code
XXXX XXX= Date code

Ordering Information

Part	Package	Marking	Packing method
CT04N08ZC	PDFN5060-8L	040N08	Tape and Reel

Mechanical Dimensions for PDFN5060-8L

COMMON DIMENSIONS



SYMBOL	MM	
	MIN	MAX
A	0.90	1.20
A3	0.15	0.35
D	4.80	5.40
E	5.90	6.35
D1	3.61	4.31
E1	3.30	3.92
E2	5.50	6.06
k	1.10	-
b	0.30	0.51
e	1.27BSC	
L	0.38	0.71
L1	0.05	0.36
H	0.38	0.71
Θ	0°	12°